Stability analysis of low-dropout linear regulators with a PMOS pass element

By Everett Rogers

Application Specialist, Power Management

Low-dropout linear regulators (LDOs) have gained popularity with the growth of battery-powered equipment. Portable electronic equipment including cellular telephones, laptop computers and a variety of handheld electronic devices has increased the need for efficient voltage regulation to prolong battery life. Texas Instruments offers several LDO products designed with PMOS pass transistors with very low dropout voltage. Compared to the NPN linear regulator, the LDO regulator can control its output voltage with much less headroom. The NPN regulator requires about 2 V of headroom while the LDO requires less than half a volt.

Some vendors offer LDO linear regulators designed with PNP pass transistors. For these regulators, the base current for the pass transistor is directly proportional to the load current through the regulator $(I_B = I_C/\beta)$. This results in a "quiescent" current that is proportional to load current—wasting more power at high loads. Another disadvantage associated with a PNP pass transistor is its tendency to saturate when the device goes into dropout. The resulting drop in current gain (β) forces an increase in base current (I_B) as the device attempts to maintain the output voltage. This translates into large start-up currents, and systems with limited supply current may even fail to start up. In battery-powered systems, rapid battery discharge can result when the voltage decays below the minimum required for regulation.

TI's PMOS LDO products feature low-dropout voltage, low-power operation, a miniaturized package and low quiescent current when compared to conventional LDO regulators. A combination of new circuit design and process innovation enabled replacing the usual PNP pass transistor with a PMOS pass element. Because the PMOS pass element behaves as a low value resistor near dropout, the dropout voltage is very low—typically 300 mV at 150 mA

of load current (for the TI TPS76433). Since the PMOS pass element is a voltage-driven device as opposed to a current-driven device (like a PNP transistor), the quiescent current is very low (140 μ A maximum) and remains constant and independent of output loading over the entire range of output load current (0 mA to 150 mA). The low-dropout voltage feature and low-power operation result in a significant increase in system battery operating life.

The increased performance of PMOS LDOs comes with stability concerns with respect to load current and external capacitance. This application note addresses the reasons behind the possibility for an unstable LDO linear regulator. An analysis of the control loop and a discussion of parameters affecting loop stability is presented.

LDO circuit model

To begin the stability analysis of an LDO linear regulator employing a PMOS pass transistor requires a model that contains all the necessary components to provide sufficient accuracy for the analysis. The circuit shown in Figure 1 contains these components.


The important components for a stability analysis are defined in Table 1.

Stability analysis

Almost all voltage regulators use a feedback loop to maintain a constant output voltage. As with any feedback loop there is phase shift around the loop and the amount of phase shift determines loop stability. To have a stable loop the phase shift around the (open) loop must always be less than 180° (lagging) at the point where the loop has unity gain, or 0 dB. Low-dropout regulators require an output capacitor connected from $V_{\rm OUT}$ to GND to stabilize the internal control loop. Typically, a minimum value of output capacitance is specified. In addition, a range of ESR (equivalent series resistance) is specified. The follow-

ing stability analysis reveals the reasons for such specific output capacitance requirements. An expression for the open-loop gain of a typical LDO linear regulator is derived that can be plotted using an analysis tool to determine the open-loop UGF (unity gain frequency) and phase margin (ϕ_m) . In Figure 1, three poles and one zero can be identified. To simplify the expressions, it is assumed that $C_{BP} << C_{\rm LOAD}$. The first pole (p1) is due to the PMOS pass transistor output resistance plus the output capacitance ESR $(R_{OPMOS} + R_{ESR})$ and the output capacitance $(C_{LOAD}).$

Figure 1. Basic PMOS LDO model



www.ti.com/sc/docs/products/analog/tps76433.html

$$pI = \frac{1}{2\pi \left(R_{O \text{ PMOS}} + R_{\text{ESR}}\right) \times C_{\text{LOAD}}}$$

The second pole (p2) is due to the output capacitance ESR $(R_{\rm ESR})$ and the estimated bypass capacitance, C_{BP} .

$$p2 = \frac{1}{2\pi \times R_{\rm ESR} \times C_{BP}}$$

The third pole (p3) is due to the error amplifier output resistance (R_{OA}) and the equivalent PMOS capacitance (C_{PMOS}) .

$$p\beta = \frac{1}{2\pi \times R_{OA} \times C_{PMOS}}$$

The single zero (z1) is derived from the output capacitance ESR $(R_{\rm ESR})$ and the output capacitance $(C_{\rm LOAD})$.

$$z1 = \frac{1}{2\pi \times R_{\text{ESR}} \times C_{\text{LOAD}}}$$

The remaining information required is the error amplifier gain, feedback network gain and PMOS pass transistor gain. Values given for the following gains are for illustrative purposes and are reasonable values for 100-mA output LDO linear regulators.

The error amplifier gain (G_{EA}) is assumed to be 35 dB.

$$G_{EA} = 35 \text{ dB} = 56.2$$

The feedback network gain (G_{FB}) is simply the gain of the resistive divider, R1 and R2. For an output voltage of 3.3 V (for example) and a reference voltage of 1.192 V,

the feedback network gain is

$$G_{FB} = \frac{V_{\text{REF}}}{V_{\text{OUT}}} = \frac{1.192}{3.3} = 0.36 = -8.8 \text{ dB}.$$

The PMOS pass transistor gain $(G_{\rm PMOS})$ is assumed to be 8 V/V.

$$G_{\text{PMOS}} = 8 = 18.1 \,\text{dB}$$

The resulting expression for open-loop gain is

$$G_{OL}(s) = G_{EA} \times G_{FB} \times G_{PMOS} \cdots \\ 1 + \frac{s}{2\pi f z 1} \\ \times \left(1 + \frac{s}{2\pi f p 1}\right) \times \left(1 + \frac{s}{2\pi f p 2}\right) \times \left(1 + \frac{s}{2\pi f p 3}\right)$$

The following component values are used (for illustrative purposes):

$$\begin{split} R_{O\,\mathrm{PMOS}} &= 65~\Omega\\ R_{\mathrm{ESR}} &= 2~\Omega\\ C_{\mathrm{LOAD}} &= 10~\mu\mathrm{F}\\ C_{BP} &= 0.5~\mu\mathrm{F}\\ R_{OA} &= 300~\mathrm{k}\Omega\\ C_{\mathrm{PMOS}} &= 200~\mathrm{pF} \end{split}$$

For the given component values, the pole and zero locations are:

$$fp1 = 238 \text{ Hz}$$

 $fp2 = 159 \text{ kHz}$
 $fp3 = 2.65 \text{ kHz}$
 $fz1 = 7.96 \text{ kHz}$

The DC gain is $G_{OL}(DC) = 162 \Rightarrow 44.2 \text{ dB}$.

Continued on next page

Table 1. Definition of stability analysis components

Reference voltage	This voltage is the basis for the output voltage. The output voltage cannot be more accurate or stable over temperature than the reference voltage. For many of TI's LDOs, this voltage is 1.192 V.		
Error amplifier	The function of the error amplifier is to compare a scaled representation of V_{OUT} to the reference voltage and amplify the difference. The error amplifier output then drives the PMOS pass transistor to adjust V_{OUT} . A typical error amplifier DC gain is 25 dB to 45 dB, depending on the particular LDO.		
Feedback network	The feedback network is a resistive voltage divider. This network scales $V_{\rm OUT}$ such that the scaled $V_{\rm OUT}$ is equal to the reference voltage when $V_{\rm OUT}$ is at its nominal value. For fixed output LDOs these resistors are internal to the LDO and have a relatively high value in order to minimize current drain.		
R _{LOAD}	Load resistance. $R_{LOAD} = V_{OUT}/I_{OUT}$.		
\mathcal{C}_{LOAD}	The capacitance placed on the output of the LDO for loop stability that is typically specified to be a minimum of 4.7 μ F to 10 μ F. Depending on the type of capacitor, it may have an internal ESR ranging from 10 Ω to 10 $m\Omega$.		
R _{ESR}	The equivalent series resistance of the output capacitor. Depending on the particular output capacitor, this resistance may include an external resistance placed in series with the output capacitor. This resistance is sometimes called the compensation series resistance.		
C _{BP}	An estimate of the bypass capacitors placed across the power supply leads of the ICs powered by the LDO. These capacitors are usually 0.1-µF ceramics and have very low ESR.		
C _{PMOS}	The capacitance connected to the output of the error amplifier. This capacitance is due mainly to the capacitance of the PMOS pass element and is usually in the range of 100 pF to 300 pF.		
R _{OA}	The equivalent output resistance of the error amplifier. This parameter is one of the few parameters the LDO designer can choose to insure stability. A typical design value is approximately 300 k Ω .		
PMOS pass	The series pass element in the LDO. This transistor operates as a variable resistance connected between the input and the output. The resistance is controlled by the gate-to-source voltage. The output resistance, $R_{0 \text{ PMOS}}$ (different from R_0 is used in the stability analysis.		

Continued from previous page

Figure 2 shows a gain-phase plot of the above equation using the values given. Also shown in the plot are the pole and zero frequencies. Figure 2 shows a stable system. The UGF is approximately 14 kHz with a phase margin of 66°. Notice that the single zero occurs at a lower frequency than the UGF. This configuration of two poles and one zero below the UGF produces a stable system.

To illustrate the need for a minimum value of $R_{\rm ESR}$, the gain-phase plot is recalculated with $R_{\rm ESR}$ set to $10~{\rm m}\Omega$. Figure 3 is a gain-phase plot of the same system, except with $R_{\rm ESR}=10~{\rm m}\Omega$. The UGF is now $10~{\rm kHz}$ with an unacceptable phase margin of 16° . With a very low ESR value such as this, pole p2 and zero z1 are both at frequencies much higher than the UGF. This leaves two poles below the UGF, producing an unstable system.

To illustrate the need for a minimum value of $C_{\rm LOAD}$, the gain-phase plot is recalculated with $C_{\rm LOAD}$ set to 1.0 $\mu \rm F$.

Figure 2. LDO open-loop response (stable)




Figure 3. LDO open-loop response (unstable). $R_{\rm ESR} = 10~{\rm m}\Omega.$




Figure 4. LDO open-loop response (unstable). C_{LOAD} = 1 μF.




Figure 4 is a gain-phase plot of the same system, except with $C_{\rm LOAD}=1.0~\mu{\rm F}$. The UGF is now 32.4 kHz with an unacceptable phase margin of 18°. With a low $C_{\rm LOAD}$ value such as this, pole $p\mathcal{Z}$ and zero $z\mathcal{I}$ are both at frequencies higher than the UGF. This leaves two poles below the UGF, producing an unstable system.

Summary

Low-dropout linear regulators with a PMOS pass element give increased performance over linear regulators employing NPN or PNP pass elements. With this gain in performance comes a concern over control loop stability. This is common to all LDO designs, especially ones using PMOS or PNP pass elements. Selecting the appropriate output capacitor and resistor to place in series with the capacitor easily solves most stability issues. The expression for the (open) control loop gain and phase vs. frequency is derived and an illustrative example is given. The expression for the control loop shows what parameters and/or component values affect stability.

References

- M. Kay, "Design and Analysis of an LDO Voltage Regulator with a PMOS Power Device," preliminary paper pending publication, Texas Instruments Inc., Dallas.
- 2. T. Kugelstadt, "Fundamental Theory of PMOS Low-Dropout Linear Regulators," Application Report, Texas Instruments Inc., literature number SLVA068.
- 3. G. A. Rincon-Mora and P. E. Allen, "Optimized Frequency-Shaping Circuit Topologies for LDOs," *IEEE Transactions on Circuits and Systems II:* Analog and Digital Signal Processing, Vol. 45 (June 1998), pp. 703-708.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products

Amplifiers amplifier.ti.com

Data Converters dataconverter.ti.com

DSP dsp.ti.com

Interface interface.ti.com

Logic logic.ti.com

Power Mgmt power.ti.com

Microcontrollers microcontroller.ti.com

Applications

Audio
Automotive
Broadband
Digital control
Military
Optical Networking
Security
Telephony
Video & Imaging

Wireless

www.ti.com/audio
www.ti.com/automotive
www.ti.com/broadband
www.ti.com/digitalcontrol
www.ti.com/military
www.ti.com/opticalnetwork
www.ti.com/security
www.ti.com/telephony
www.ti.com/video
www.ti.com/wireless

TI Worldwide Technical Support

Internet

TI Semiconductor Product Information Center Home Page support.ti.com

TI Semiconductor KnowledgeBase Home Page

001-803-8861-1006

080-551-2804

1-800-80-3973

886-2-2378-6808

support.ti.com/sc/pic/asia.htm

Indonesia

Malaysia

Korea

Internet

support.ti.com/sc/knowledgebase

Product Information Centers

Americas Phone Internet/Email	+1(972) 644-5580 support.ti.com/sc/pic/ame	Fax ericas.htm	+1(972) 927-6377
Europe, Middle Ea	st, and Africa		
Phone			
Belgium (English) Finland (English) France Germany Israel (English) Italy Fax Internet	+32 (0) 27 45 54 32 +358 (0) 9 25173948 +33 (0) 1 30 70 11 64 +49 (0) 8161 80 33 11 1800 949 0107 800 79 11 37 +(49) (0) 8161 80 2045 support.ti.com/sc/pic/eurc	Russia Spain Sweden (English) United Kingdom	h) +31 (0) 546 87 95 45 +7 (0) 95 7850415 +34 902 35 40 28 +46 (0) 8587 555 22 +44 (0) 1604 66 33 99
Japan Fax			
International Internet/Email International Domestic	+81-3-3344-5317 support.ti.com/sc/pic/japa www.tij.co.jp/pic	Domestic an.htm	0120-81-0036
Asia Phone			
International Domestic Australia China Hong Kong	+886-2-23786800 Toll-Free Number 1-800-999-084 800-820-8682 800-96-5941	New Zealand Philippines Singapore	Toll-Free Number 0800-446-934 1-800-765-7404 800-886-1028

C011905

0800-006800

tiasia@ti.com

ti-china@ti.com

001-800-886-0010

Taiwan

Thailand

Fmail

Safe Harbor Statement: This publication may contain forwardlooking statements that involve a number of risks and uncertainties. These "forward-looking statements" are intended to qualify for the safe harbor from liability established by the Private Securities Litigation Reform Act of 1995. These forwardlooking statements generally can be identified by phrases such as TI or its management "believes," "expects," "anticipates," "foresees," "forecasts," "estimates" or other words or phrases of similar import. Similarly, such statements herein that describe the company's products, business strategy, outlook, objectives, plans, intentions or goals also are forward-looking statements. All such forward-looking statements are subject to certain risks and uncertainties that could cause actual results to differ materially from those in forward-looking statements. Please refer to TI's most recent Form 10-K for more information on the risks and uncertainties that could materially affect future results of operations. We disclaim any intention or obligation to update any forward-looking statements as a result of developments occurring after the date of this publication.

Trademarks: All trademarks are the property of their respective owners.

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

© 2005 Texas Instruments Incorporated